Skip to product information
1 of 1


CD4532 - 8 Bit Priority Encoder IC (Original)

CD4532 - 8 Bit Priority Encoder IC (Original)

Regular price Rs. 40
Regular price Rs. 58 Sale price Rs. 40
Sale Sold out 31% off Best Price Guaranteed
You save Rs. 18 | Free Shipping on Orders Above ₹ 499/-
Incl. GST (No Hidden Charges)
Currently, people are actively checking out this product.


FLAT ₹ 100/- OFF RC100

When you shop for ₹ 2500 or more.Applicable on Checkout.

*Coupons are not applicable on Original Boards and Kits

Submit your Bulk Enquiry Here

Contact form

  • Converts from 1 of 8 to binary
  • Provides cascading feature to handle any number of inputs
  • Group select indicates one or more priority inputs
  • Standardized, symmetrical output characteristics
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
  • Noise margin (full package-temperature range):
    0.5 V at VDD = 5 V
    1.5 V at VDD = 10 V
    1.5 V at VDD = 15 V
  • 5-V, 10-V, and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

CD4532 - 8 Bit Priority Encoder IC

The CD4x Series CD4532 consists of combinational logic that encodes the highest priority input (D7-D0) to a 3-bit binary code. The eight inputs, D7 through D0, each have an assigned priority; D7 is the highest priority and D0 is the lowest. The priority encoder is inhibited when the chip-enable input EI is low. When EI is high, the binary representation of the highest-priority input appears on output lines Q2-Q0, and the group select line GS is high to indicate that priority inputs are present. The enable-out (EO) is high when no priority inputs are present. If any one input is high, EO is low and all cascaded lower-order stages are disabled.

The CD4532 types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).


Pinout of CD4532 IC


  • Priority encoder
  • Binary or BCD encoder (keyboard encoding)
  • Floating-point arithmetic

Package Includes:

Selected qty of IC - CD4532


Part number CD4532B
Technology Family CD4000
VCC (Min) (V) 3
VCC (Max) (V) 18
Channels (#) 1
Voltage (Nom) (V) 5, 10, 15
F @ nom voltage (Max) (MHz) 8
ICC @ nom voltage (Max) (mA) 0.3
tpd @ nom Voltage (Max) (ns) 110
IOL (Max) (mA) 1.5
IOH (Max) (mA) -1.5
Function Encoder
Type Standard
Operating temperature range (C) -55 to 125
Package Group PDIP|16
Configuration 08:04
Bits (#) 8
Digital input leakage (Max (uA) 5
ESD CDM (kV) 0.75
ESD HBM (kV) 2

Shipping & Returns

  • All orders confirmed before 3 pm IST are shipped on the
    same day, barring rare pickup delays on holidays or disturbances
  • Delivery time in Metro cities is 1-3 days, Others it is
    3-7 days. It varies based on location, reliant on courier services
  • Return window: 7 days from receipt unless stated
    otherwise. No refunds/replacements after
  • Returns only for non-working/damaged products are accepted
  • Initiate return requests to our customer service team via Support ticket or contact us at +91-8123057137
  • Refunds are processed within 3-4 working days post inspection and approval.

For more details, please check our Shipping and Return Policy

View full details

Found a better price?

Let us know!
We'll try to match the price for you

  • ⚡ Dispatched within 24 hours

  • 💰 Earn RC Coins on every purchase

  • 🚚 Free shipping on orders above Rs 500/-

  • 🛠️ Dedicated Technical Support Team

1 of 4


1.What is CD4532 IC?

  • The CD4532 is made up of combinational logic that converts the highest priority input (D7-D0) to a three-bit binary code. Each of the eight inputs, D7 through D0, has a priority assigned to it; D7 has the highest priority and D0 has the lowest. When no priority inputs are present, the enable-out (EO) is high. If any of the inputs is high, EO is set to zero, and all cascaded lower-order stages are disabled.